SystemVerilog Introduction (part 2)