SystemVerilog Introduction (part 1)